



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS P.O. Box 1450 Alexandria, Viginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/030,175	01/31/2002	Simon Deleonibus	218207US2PCT	6232
22850	7590 05/22/2003			
OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C. 1940 DUKE STREET ALEXANDRIA, VA 22314			EXAMINER	
			PERALTA, GINETTE	
			ART UNIT	PAPER NUMBER
			2814	
			DATE MAILED: 05/22/2003	1

Please find below and/or attached an Office communication concerning this application or proceeding.

			11 &		
		Application No.	Applicant(s)	_	
•		10/030,175	DELEONIBUS, SIMON		
	Office Action Summary	Examiner	Art Unit	_	
		Ginette Peralta	2814		
Period fo		nication app ars on the cover sh	t with the correspondenc addr ss		
THE N - Exten after: - If the - If NO - Failui - Any re	DRTENED STATUTORY PERIOD F MAILING DATE OF THIS COMMUN sions of time may be available under the provisions siX (6) MONTHS from the mailing date of this come period for reply specified above is less than thirty (5 period for reply is specified above, the maximum s e to reply within the set or extended period for reply eply received by the Office later than three months d patent term adjustment. See 37 CFR 1.704(b).	ICATION. s of 37 CFR 1.136(a). In no event, however, nunication. 30) days, a reply within the statutory minimur tatutory period will apply and will expire SIX (y will. by statute, cause the application to bec	may a reply be timely filed n of thirty (30) days will be considered timely. 6) MONTHS from the mailing date of this communication. come ABANDONED (35 U.S.C. § 133).		
_. 1)⊠	Responsive to communication(s) f	iled on <u>20 February 2003</u> .			
2a)⊠	This action is FINAL.	2b) This action is non-final			
3)☐ Dispositi	Since this application is in conditio closed in accordance with the pracon of Claims	n for allowance except for form tice under <i>Ex parte Quayle</i> , 19	al matters, prosecution as to the merits is 35 C.D. 11, 453 O.G. 213.		
4) 🖾	Claim(s) 1-11 is/are pending in the	application.			
	4a) Of the above claim(s) is/a	are withdrawn from consideration	on.		
5)	Claim(s) is/are allowed.				
6)⊠	Claim(s) <u>1-11</u> is/are rejected.				
7)	Claim(s) is/are objected to.				
,	Claim(s) are subject to restri	ction and/or election requireme	nt.		
Applicati	on Papers				
, —	The specification is objected to by th				
10) 🔲 ¯	The drawing(s) filed on is/are				
_	Applicant may not request that any ob				
11)[]	The proposed drawing correction file	•			
	If approved, corrected drawings are re				
•	The oath or declaration is objected to	b by the Examiner.			
-	nder 35 U.S.C. §§ 119 and 120				
,	Acknowledgment is made of a clain	n for foreign priority under 35 U	.S.C. § 119(a)-(d) or (f).		
a)[☑ All b) ☐ Some * c) ☐ None of:				
	·	documents have been receive			
	2. Certified copies of the priority documents have been received in Application No				
* S		national Bureau (PCT Rule 17.2			
14) 🗌 A	cknowledgment is made of a claim	for domestic priority under 35 U	J.S.C. § 119(e) (to a provisional application).		
	The translation of the foreign la				
Attachment	(s)				
2) Notice	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (I nation Disclosure Statement(s) (PTO-1449) F	PTO-948) 5) 🔲 No	erview Summary (PTO-413) Paper No(s) tice of Informal Patent Application (PTO-152) ner:		
.S. Patent and Tr	ademark Office		2	-	

Art Unit: 2814

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which the subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-3, 5-9, and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Boyd et al. (U. S. Pat. 6,271,094 B1) in view of Deleonibus (FR 2750534 A1) and Abiko (U. S. Pat. 6,544,827 B2).

Regarding claim 1, Boyd et al. teaches in figs. 2A to 2F a method for fabricating an electronic component with self-aligned source, drain and gate, that comprises the steps of forming a dummy gate (52, 36) on a silicon substrate (10), the dummy gate defining a position for a channel (30) of the component, at least one implantation of doping impurities in the substrate, to form a source and a drain on either side of the channel, using the dummy gate as implanting mask (col. 7, ll. 12-15), superficial, self-aligned siliciding of the source and drain (col. 7, ll. 16-20), depositing at least one layer of insulating layer 60 and polishing the layer stopping at the dummy gate, replacing the dummy gate by at least one final gate separated from the substrate by a gate insulating layer62, and electrically insulated from the source and drain.

Art Unit: 2814

Boyd et al. shows all the limitations in the claim with the exception of depositing at least one layer of contact metal having a total thickness greater than the height of the dummy gate, and realizing a surface insulation.

Deleonibus teaches in Fig. 9 and 10 a method for fabricating an electronic component that includes the steps of depositing at least one layer of contact metal having a total thickness greater than the height of the gate, and polishing the contact metal stopping on the gate, wherein the contact metal layer is formed for the disclosed intended purpose of forming self-aligned contacts to the source and drain regions.

Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to form a metal contact layer and polish the layer stopping on the gate for the disclosed intended purpose of Deleonibus of forming self-aligned contacts to the source and drain regions.

Abiko discloses in figs. 7A to 7G a method for fabricating an electronic component that includes the steps of depositing at least one contact metal layer 66, and realizing a surface insulation by depositing layer 67, wherein the surface is insulated for the disclosed intended purpose of preventing the exposure of the contact metal layer to an atmosphere that may oxidize the contact metal layer and which may result in a deterioration of the device as disclosed in col. 3, ll. 35-41.

Regarding claim 2, Boyd et al, as modified by Deleonibus above teaches depositing a first metal layer 125, and above the first layer, a second metal layer 148 having greater mechanical resistance to polishing than the first layer, the thickness of

Art Unit: 2814

the first metal layer 125 being less than the height of the dummy gate, but the total thickness of the first and second layers being greater than the height of the dummy gate.

Regarding claim 3, Boyd et al. teaches in col. 8, ll. 6-10, forming the side spacers 32 on the sides of the dummy gate before siliciding.

Regarding claim 5, Boyd as modified by Deleonibus above, teaches the first metal comprising titanium or tungsten, and the second metal comprising tungsten.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to use any other refractory material like tantalum, titanium, or molybdenum, among others, and alloys thereof, as the use of this materials is well known in the art and since it has been held to be within the general skill of a worker in the art to select a known material on the basis of its suitability for the intended use as a matter of obvious design choice. *In re Leshin*, 125 USPQ 416.

Regarding claim 6, Boyd et al. teaches after polishing, the deposition of a metal oxide layer (col. 6, ll. 22-35). It would have been within the scope of one of ordinary skill in the art at the time the invention was made that when the metal oxide layer is deposited, under the conditions used, any other present metals, like titanium, tungsten, tantalum, would also be superficially oxidized.

Regarding claim 7, Boyd et al. teaches the use of a solid substrate.

Regarding claim 8, Boyd et al. does not specify the substrate used. Deleonibus teaches the use of silicon on insulator substrate. It would have been obvious to one of

Art Unit: 2814

ordinary skill in the art at the time the invention was made to use any type of semiconductor substrate like SOI or silicon, among others, as the use of this substrates is well known in the art and since it has been held to be within the general skill of a worker in the art to select a known material on the basis of its suitability for the intended use as a matter of obvious design choice. *In re Leshin*, 125 USPQ 416.

Regarding claim 9, Boyd et al. teaches that the step of removal of the dummy gate includes formation of a gate insulation layer 62, depositing a metal layer 28 as the gate layer, having an overall thickness equal to or greater than the height of the removed dummy gate, and forming the metal layer.

Regarding claim 11, Boyd et al. as modified by Deleonibus and Abiko above discloses that the surface insulation comprises depositing a layer of dielectric material, shown by Abiko in Fig. 7G.

3. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Boyd et al. in view of Deleonibus and Abiko as applied to claims 1-3, 5-9 and 11 above, and further in view of Misra et al. (U. S. Pat. 5,960,270).

Boyd et al. as modified by Deleonibus above, teaches all the limitations in the claim with the exception of the spacers being dual layer spacers comprising silicon oxide in contact with the dummy gate and a superficial layer of silicon nitride.

Misra et al. teaches a method of manufacturing a MOSFET utilizing a dummy gate, that discloses in fig. 12 dual-layer spacers that are formed comprising an attachment layer 112 of silicon oxide in contact with the dummy gate, and a superficial

Art Unit: 2814

layer 114 comprising silicon nitride, wherein a dual layer is used as the spacers for the purpose of protecting the gate structure in further process steps.

Thus, it would have been within the scope of one of ordinary skill in the art at the time the invention was made to use a dual-layer as the one taught by Misra et al. for its intended purpose of protecting the gate electrode structure. Furthermore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to form a single or dual-layer spacers, since it has been held that omission of an element and its function in a combination where the remaining elements perform the same functions as before involves only routine skill in the art. *In re Karlson*, 136 USPQ 184.

4. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Boyd et al. in view of Deleonibus and Abiko as applied to claims 1-3, 5-9, and 11 above, and further in view of Gardner et al. (U. S. Pat. 6,200,865 B1).

Boyd et al. as modified by Deleonibus above teaches all the limitations in the claim with the exception of depositing an inter-gate dielectric layer and a second gate metal layer.

Gardner et al. teaches a method of manufacturing a semiconductor device that includes the formation of a gate insulating layer 36, the deposition of a first gate metal layer 46, the deposition of one inter-gate dielectric layer 50, and the deposition of a second gate metal layer 56, wherein the structure is formed in this manner for the disclosed intended purpose of forming a dual gate structure that is useful in memory cells by decreasing the area of the device.

Art Unit: 2814

Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to form a dual gate comprising a first and second metal layers, and an inter-gate dielectric in the invention of Boyd et al. for the disclosed intended purpose of Gardner et al. of forming a structure that decreases the size of the device by providing a dual gate that can be useful in memory devices.

Response to Arguments

5. Applicant's arguments with respect to claims 1-11 have been considered but are moot in view of the new ground(s) of rejection.

Applicant's arguments are directed to the newly added feature of realizing a surface insulation, which is addressed in the rejection above.

Conclusion

6. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date

Art Unit: 2814

of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ginette Peralta whose telephone number is (703)305-7722. The examiner can normally be reached on Monday to Friday 8:00 AM- 5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (703)308-4918. The fax phone numbers for the organization where this application or proceeding is assigned are (703)308-7722 for regular communications and (703)308-7724 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)308-0956.

GP

May 16, 2003

SUPERVISORY PRIMARY ENTER TECHNOLOGY CENTER 2000